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We propose a heuristic for VLSI interconnect global routing that can optimize routing congestion, delay
and number of bends, which are often competing objectives. Routing flexibilities under timing
constraints are obtained and exploited to reduce congestion subject to timing constraints. The wire
routes are determined through gradual refinement according to probabilistic estimation on congestions
so that the congestion is minimized while the number of bends on wires is limited. The experiments on
both random generated circuits and benchmark circuits confirm the effectiveness of this method.
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INTRODUCTION
Global routing is an important stage in VLSI physical
design, in which a given set of global nets is routed
coarsely, in an area that is conceptually divided into small
regions called routing cells. For each net, a routing tree is
specified only in terms of the cells through which it passes.
With interconnects playing an increasingly dominant role
in determining circuit performance, it is becoming even
more important than ever to perform the global routing
task in a methodical, efficient and optimal manner, so that
performance-critical nets and long-distance nets can be
routed in such a way that constraints on timing, congestion
and reliability are met. In this paper, we will propose a
new approach to enhance the quality of global routing.
For a boundary between two neighboring cells, the
number of available routing tracks across it, called its
supply, is limited. One fundamental goal of global routing
is to minimize the congestion so that the number of nets
across each boundary does not exceed its supply, i.e. no
overflow occurs. Since minimizing congestion is very hard
to achieve and is essential for global routing, it has long
been a focus of research in global routing [1–11]. In the
sequential approach, the nets are routed one after another.
In Ref. [1], for each net, a minimum weighted Steiner tree
spanning the grid graph is sought to minimize the
congestion, with the weights being proportional to
the density of wires in each routing cell. The sequential
approach requires the nets to be routed in some order, on
which the quality of the solution depends. As a solution to
avoid this ordering problem, the hierarchical method
[2–4] recursively splits the routing region into succes-
sively smaller parts. At each hierarchical level, all of the
nets are routed simultaneously and refined in the next
hierarchical level until the lowest level of the hierarchy is
reached. Sometimes the entire global routing problem is
formulated and solved through linear programming
followed by a randomized rounding [5]. Another method
is the application of multicommodity flow model [6,7],
in which the fractional solutions are rounded to obtain the
routing solutions. For global routing on standard cell
designs, the work in Ref. [8] proposed an iterative deletion
technique to avoid the net ordering problem. The works of
Refs. [9–11] first route each net independently, then rip up
the wires in congested areas and reroute them to spread out
the routing density. The rip-up-and-reroute (RR) tech-
nique is very practical and popular in industrial
applications.
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When interconnect becomes a performance bottleneck
in deep submicron technology, merely minimizing
congestion is not enough. In the later works of Refs.
[12–14], interconnect delays are explicitly considered
during global routing. In Ref. [12], each net is initially
routed in SERT-C [15], after which the congested area is
ripped up and rerouted by applying a multicommodity
flow algorithm locally. In Ref. [13], the delay issues are
considered more strictly. Beginning with a set of routing
trees satisfying timing constraints for each net, a
multicommodity flow method is applied to choose a
single routing tree for each net, such that the congestion
is minimized. At places where overflow occurs, the wires
are ripped up and rerouted through a maze routing
procedure in which the timing objective is combined with
wirelength and congestion. Recently, a timing-constrained
global routing scheme is proposed in Ref. [14]. This
method obtains routing flexibilities under timing con-
straints and exploits them through a combination of
hierarchical bisection and network flow algorithm.
Besides congestion and timing, the number of bends for
each wire needs to be limited. A wire bend usually implies
a switching of layers, which involves via resistance that
adds to the delay and reduce reliability. In addition, vias
will consume more wiring space because of their larger
pitch requirement. In Ref. [4], a hierarchical global
routing algorithm is proposed to control to number of vias
for each wire. There are many other works in routing to
minimize the number of vias, especially for MCM and
PCB design, such as V4R [16].
In global routing, congestion, delay constraints and
control of the number of vias are often competing
objectives. In order to avoid congestion, some wires must
make detours and the signal delay will consequently
suffer. Controlling the number of vias will reduce the
capability of a wire to avoid congestion and a large
number of vias will also affect the delay performance. Our
work is an effort to minimize the congestion while
satisfying timing constraints and limiting the number of
vias for each wire in global routing. To the best of our
knowledge, this is the first work to optimize all these three
objectives simultaneously in global routing.
Similar to the work of Ref. [14], we obtain routing
topology flexibilities under bounded delays through
deferred decision making and trade them into congestion
reduction under timing constraints. However, our tradeoff
method is a probability-based gradual refinement which is
different from that of Ref. [14]. Moreover, we integrate
restrictions on wire routes with the refinement so that the
number of bends on wires can be bounded. The work of
Ref. [14] has only limited control over this and there is no
obvious extension of the work to bound the number of
bends on wires. Imposing the restriction on number
of bends naively on the algorithm of Ref. [14] would make
the bend resource allocation biased to the decisions in
higher hierarchical levels and the routings in lower
hierarchical levels may become unnecessarily unachiev-
able. Although our objective is complex, our method is
simple and the experimental results on both random and
benchmark circuits confirm that it is effective in achieving
all three objectives simultaneously. A preliminary version
of this work was published in Ref. [17].
DEFINITIONS AND PROBLEM FORMULATION
We are given a set of nets N ¼ {N 1; N 2; . . .}; with each
net N i being defined by a source node vi0 and a set of sink
nodes Visink ¼ {vi1; vi2; . . .vip}: A routing problem for a
net N (we omit the net index for simplification with-
out loss of generality) is to find a set of Steiner
nodes VSteiner ¼ {vpþ1; vpþ2; . . .vpþq} and a set of edges
E ¼ {e1; e2; . . .epþq} to construct a tree TðV; EÞ; where
V ¼ v0 < Vsink < VSteiner; such that E spans all of the
nodes in V. The location for a node vj is specified by its
coordinates xj and yj, and an edge in E is uniquely
identified by the node pair ðvj; vkÞ; the notation ejk or ek
interchangeably. We assume vj is the upstream end of this
edge. The edge length ljk is given by the Manhattan
distance between the two nodes, which is jxj 2 xkj þ
jyj 2 ykj: In order to make our presentation clearer, we
define the following terms:
Definition 1 In a routing tree, a backbone node is the
source node, or a sink node, or a Steiner node with degree
greater than 2 (we treat a bend node as a Steiner node with
degree two).
Definition 2 In a routing tree TðV ; EÞ; a backbone
wire is a set of consecutively adjoined edges
{ðv; u1Þ; ðu1; u2Þ; ðu2; u3Þ; . . .ðum; wÞ}; where v; w [ V are
backbone nodes and {u1; u2; . . .um} [ V are not backbone
nodes.
If the delay at an arbitrary sink va is tðvaÞ and its
required arrival time (RAT) is RATðvaÞ; then the delay
slack sðvaÞ ¼ RATðvaÞ2 tðvaÞ: The timing slack SðT iÞ
for a routing tree T i on the net N i is the minimum delay
slack among all the sinks in this net.
As in conventional global routing, we tessellate the
entire routing region for N into an array of uniform
rectangular cells. We represent this tessellation as a graph
called the grid graph GðVG; EGÞ; where VG ¼ {g1; g2; . . .}
corresponds to the set of grid cells, and a grid edge
bij ¼ ðgi; gjÞ [ EG corresponds to the boundary between
two adjacent grid cells gi; gj [ VG: There are a limited
number of routing tracks across any grid edge, b, called
the supply of the grid edge and expressed as s(b ). During
the routing, the number of tracks occupied by wires across
a grid edge b is designated as the demand, d(b ). The
overflow f ovðbÞ at grid edge b is defined by:
f ovðbÞ ¼
dðbÞ2 sðbÞ; dðbÞ . sðbÞ
0; otherwise
(
ð1Þ
The demand density for a grid edge b is defined
as DðbÞ ¼ dðbÞ=sðbÞ: We use the maximum demand
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density Dmax ¼ maxb[EG {DðbÞ} and total overflow
Fov ¼
P
;b[EG
f ovðbÞ to evaluate the congestions in the
final results.
For a given set of nets N and a grid graph G over the
area ofN, our objective is to construct routing trees T i for
every N i [N; such thatSðT iÞ $ 0; number of bends on
each backbone wire is no greater than 5 and the congestion
is minimized in terms of Dmax and Fov.
DELAY ESTIMATION AND ASSUMPTIONS
In this work, we use the p RC model for wires, RC switch
model for drivers and Elmore delay model for delay
calculation [18,19], all of which are common approaches
in timing driven routing methods. Although occasional
large errors limit the accuracy of the Elmore delay for
critical nets [20], it has a role in global routing because of
its fidelity [15] and simplicity, and is a reasonable model
considering that the routing in global stage is rough and
the number of nets may be very large. The extra delays
from vias are neglected here because of the same reason,
and besides, the number of vias is bounded in our method.
The driver resistance, wire capacitance, wire resistance,
sink load capacitance and RAT for each sink are given
input to our algorithm. We consider the two-layer routing
situation, where one layer is for horizontal wires and the
other is for vertical wires. We assume that the per unit
length wire capacitance and wire resistance for two layers
are very close.
ROUTING FLEXIBILITIES UNDER TIMING
CONSTRAINTS
In this section, we will explore the routing flexibilities
under timing constraints. Usually there are many routing
tree topologies that can satisfy the RAT for each sink in a
net, if the RAT is in a reasonable range. For example, both
PTree [21] and RAT-Tree [22] can generate a set of routing
topologies satisfying timing constraints. Such timing-
constrained routing flexibilities are exploited in the global
routing work in Ref. [13]. In this work, we will use some
other types of routing flexibilities including: soft edges,
Z-edges, slideable Steiner nodes (SSN) and edge
elongation. Most of these are proposed in Refs. [14,20]
and will be summarized here for completeness.
Soft Edges
Since a routing tree will be built in rectilinear space
finally, each edge must be either horizontal or vertical.
Thus, two nodes vi; vj [ V with their coordinates xi – xj
and yi – yj are usually connected with one horizontal edge
and one vertical edge in an L-shape. Between any two
such nodes, there are always two L-shaped connections
and many other connections with same wirelength if the
number of bends is not restricted. They can be regarded
to have same delay performance in global routing, since
the routes are specified coarsely, especially when the
number of bends is limited. This timing-constrained
routing flexibility is expressed through the concept of a
soft edge defined as follows.
Definition 3 A soft edge is an edge connecting two
nodes vi; vj [ V ; such that:
1. xi – xj and yi – yj;
2. its edge length lij ¼ jxi 2 xjj þ jyi 2 yjj;
3. the precise edge route between vi and vj is not
determined.
We will refer to the traditional edges in a rectilinear tree
with fixed orientations as solid edges. It has been shown in
Refs. [14,20] that the concept of a soft edge is useful in
both single net performance-driven and multi-net global
routing.
Z-edges
When the number of bends along a route connecting two
nodes is restricted to be no greater than two and its path
length to be the Manhattan distance between the two
nodes, this route can only be straight, L-shaped or
Z-shaped. A Z-edge is an edge that can take only such a
route. Even though the routing flexibility from a Z-edge
is less than that of a soft edge, this flexibility can
preserve timing performance with bounded number of
bends.
Slideable Steiner Node (SSN)
The work of MVERT [23] shows that using non-Hanan
Steiner nodes can help to improve the routing tree
performance, if the objective is to minimize total
wirelength subject to timing constraints. In Ref. [20],
this non-Hanan optimization technique is extended to
routing in soft edges.
We will use the example in Fig. 1, to describe another
timing-constrained routing flexibility. If the optimal
Steiner node v0 among nodes vi; vj and vk is off the
Hanan grid as depicted in Fig. 1, the location of v0 is
specified by the Manhattan distance from the upstream
end vi to v
0 in Refs. [20,23]. In fact, there are often many
points with the same distance. The set of locations for a
distance form a segment of locus as illustrated by the
thickened segment in Fig. 1. When we slide the Steiner
node v0 along this locus, the length of its incident edges are
preserved and so does the delay at each sink. Similar to the
rationale for soft edges, we only specify this locus instead
of a point for this Steiner node and call it as SSN.
Edge Elongation
Besides soft edge, Z-edges and SSN, we use another
simple timing-constrained routing flexibility. After
GLOBAL ROUTING 597
performance-driven routing for a net, it is possible that the
timing slack of the routing tree is still positive. This
positive slack can be consumed through edge elongation
to provide more routing flexibilities under timing
constraints.
The maximum allowed elongation Dlij for routing edge
eij can be computed under the Elmore delay model. The
length of a routing path from source v0 to a node vi [ V is
denoted as pi, and the shared path length for two nodes
vi; vj [ V from the source is expressed as pij. For any sink
vk [ V ; we can compute the maximum Dlij such that the
delay slack s(vk) is non-negative. If vk  Ti; i.e. vk is not
in downstream of vi,
Dlij ¼ sðvkÞðRd þ r^pikÞc^ ð2Þ
where Rd is the driver resistance, rˆ and cˆ are the wire
resistance and capacitance per unit length. If vk [ Ti;Dlij
satisfies the following equation:
sðvkÞ ¼ f ðDlijÞ
¼ ðRd þ r^piÞc^ðDlijÞ þ 1
2
r^c^ð2lijðDlijÞ þ ðDlijÞ2Þ
þ r^ ðDlijÞCj; ð3Þ
where Cj is the total downstream capacitance from vj. This
equation can be solved to obtain the Dlij: In the case of
double roots for this equation, we choose the one where
the slope of function f ðDlijÞ is positive, since the delay
slack should be monotonically increasing with respect to
the allowed elongation. We compute Dlij for all the sinks
in the routing tree and choose the minimum value as a safe
value. Note that different edge may have different value of
maximum allowed elongations.
APPROXIMATED CONGESTION ESTIMATION
In addition to the traditional congestion metrics, we use a
couple of other approximate estimation methods during
different phases of global routing, all of which will be
introduced in details as follows.
Primitive Demands
The demand defined in “Definitions and problem
formulation” section is based on the wire routes in solid
edges. However, we arrive at a rough estimation of the
congestion from soft edges. We use the concept of
primitive demand to indicate the possibility of wires
crossing a grid edge. This is demonstrated in the example
in Fig. 2, in which the dashed segments represent the
tessellation by the grid graph, G. The bounding box for a
soft edge eij is obtained as the dotted rectangles and
denoted as Bij. In Fig. 2a, there are three vertical boundary
segments at x ¼ x2 overlapping with Bij and only one of
them is crossed by eij in the final route. Therefore, we
FIGURE 2 Examples of primitive demand. (a) Each grid edge corresponds to a horizontal (vertical) thickened boundary segment has primitive demand
of 1=4ð1=3Þ: (b) Each grid edge corresponds to a thickened boundary segment has primitive demand of 1.
FIGURE 1 An example of a slideable Steiner node (SSN).
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define the primitive demand incurred by eij over the grid
edge corresponding to each of these three boundary
segments as 1/3. Similarly, each grid edge for a thickened
horizontal (vertical) boundary segment in Fig. 2a has a
primitive demand of 1=4ð1=3Þ: We refer to the demand, as
defined in “Definitions and problem formulation” section,
as the determined demand, which actually is a special case
of the primitive demand. A primitive demand for a soft
edge is equivalent to its determined demand when its
value aggregates to 1, as in Fig. 2b. If we denote the
primitive demand incurred by routing edge eij over grid
edge b as dprimðb; eijÞ; then:
dprimðbÞ ¼
;Bij intersecting b
X
dprimðb; eijÞ ð4Þ
Definition 4 If the bounding box Bij of an edge eij
passes through m rows and n columns in the grid graph G,
the primitive demand dprimðb; eijÞ from eij on each grid
edge b corresponding to a vertical(horizontal) boundary
overlap with Bij is 1=mð1=nÞ:
Probabilistic Demands
The possible routes of a Z-edge are easier to enumerate
and a congestion estimation better than the primitive
demand can be obtained accordingly. In this scenario,
we adopt a probabilistic estimation which is similar to
Refs. [24,25] and will be illustrated in the example in
Fig. 3. Without loss of generality, we can arbitrarily
specify one end of the soft edge as source node vs and
the other end as target node vt, and denote the grid cell
in which they are located as ðrs; csÞ and ðrt; ctÞ;
respectively. We use r and c to represent row and
column indices. Through simple enumeration, we can
conclude that:
Lemma 1 There are Z ¼ jrt 2 rsj þ jct 2 csj monotone
routes with number of bends no greater than 2 between
two grid cell ðrs; csÞ and ðrt; ctÞ in a grid graph.
For example, there are seven possible route for the
Z-edge in Fig. 3. In our congestion estimation, we assume
a uniform probability distribution for these routes,
i.e. every route has the same chance to be chosen in
later stages. Then, we can obtain the probability that a grid
edge is crossed by the soft edge, again through simple
enumeration. To simplify the description, we initially
consider only those routes that leave source node vs
horizontally toward the target node. Obviously, there are
jct 2 csj such routes which are depicted in Fig. 3. For each
horizontal grid edge above the grid cells {ðri; ciÞjrs #
ri , rt; cs , ci # ct}; there is one route across it. Thus, in
the example of Fig. 3, the probability that the soft edge
runs across the horizontal grid edge above cell ðr1; c2Þ is
1/7. For each vertical grid edge to the right of grid cell
ðrs; cjÞ; cs # cj , ct; the probability is jct 2 cjj=Z: For
example, the probability that the wire run across the
vertical grid edge to right of grid cell ðr0; c1Þ is 3/7. The
probability at other grid edge can be counted similarly.
Based on these probabilities, we define the probabilistic
demand as follows:
Definition 5 The probabilistic demand from a Z-edge
eij to a grid edge b is the probability that Z-edge run across
this grid edge, and is denoted as dprobðb; eijÞ:
ALGORITHMS
Algorithm Motivation
It is well-known that even minimizing only congestion for
only 2-pin nets is an NP-complete problem, and
considering timing constraints and the number of bends
makes the problem even harder. Our strategy is to obtain
the required timing performance first and then concentrate
on optimizing the congestion and the number of bends
while preserving the timing performance obtained.
Therefore, we initially route each net individually through
timing driven algorithms without considering congestion
or the number of bends. We use soft edges and SSN in this
phase so that the routing result is composed of only
backbone nodes and every backbone wire is a single edge.
In the second phase, we will try to specify the details for
the SSN and backbone wires in an effort to minimize
congestion and control the number of bends on each
backbone wire. The strategy here is to refine the route
gradually according to available congestion information,
even this information is ambiguous.
We can compare the underlying mechanism with the
sequential and RR approach. In the sequential approach,
the earlier routing steps are performed without any
knowledge of the locations of the subsequent nets, and are
therefore somewhat blindfolded. The routing of nets that
are considered later is based on the routes of previous nets,
which may be suboptimally placed, due to this false
FIGURE 3 Enumerate routes with number of bends less than 3 to obtain
probabilistic demand.
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feedback. Similarly, RR, which proceeds according to the
locations of other nets, may also be suboptimal. Due to its
iterative nature, RR method has the ability to correct the
false feedback gradually and may become successful in
reducing congestion after many iterations. However, the
efficacy of RR may be hindered if constraints on timing
and the number of bends are imposed.
Fortunately, our method can obtain some rough
congestion estimation based on the locations of soft
edges after phase one. This estimation is by no means
completely accurate, but it is better than no feedback or
incorrect feedback. Since we know that this estimation is
not entirely accurate, we will not fix the route completely
in one step. Instead, we will settle a part of the route to
obtain a better congestion estimation and complete the
routes gradually to avoid blindfolded or incorrect
decision.
Algorithm
Our algorithm includes two phases:
i) Timing-driven routing for each net individually
without considering congestion or number of bends.
ii) Specifying the route for each backbone wire
obtained in phase I so that congestion is minimized
subject to timing constraints and bends constraints.
In phase I, we route each net through the MVERT [23]
algorithm using soft edges and SSN so that the timing
constraints can be satisfied and the resulting routing tree
consists of only backbone nodes and each backbone wire
is either a solid edge or a soft edge.
After phase I, we can obtain a rough estimation of
congestions through the concept of primitive demand
defined in “Primitive demands” section. The first step in
phase II is to fix the position of each SSN to minimize the
peak primitive demand density. Recall that when an SSN
slides along a locus of points, the lengths of its incident
edges are not changed, and nor is the delay at any sink.
An example of a sliding Steiner node is illustrated in
Fig. 4, and it can be seen that the bounding boxes of
the incident edges, denoted by Bi; Bj and Bk, are changed
after the sliding of the SSN. In Fig. 4, when the Steiner
node v0 is slid toward northwest from (a) to (b), the
bounding box Bi becomes thinner and taller and the
vertical (horizontal) primitive demand incurred by
ðvi; v; 0Þ on each horizontal (vertical) cell boundary
overlaps with Bi may be larger (smaller). The effect of
this move on Bj and Bk is the opposite. Through a linear
search for all the grid cells that the locus of the SSN
intersects, we can find a grid cell to fix the position of
the SSN such that the maximum demand density among
the grid edges involved is minimized.
After fixing the SSN, we will make two sweeps of all
the backbone wires in a constant order to specify their
routes. Instead of specifying the complete route
immediately in one step, we first only specify one grid
cell that the backbone wire has to pass through. Note that
neither of the end nodes of this backbone wire can be
within this grid cell. We insert a pseudo node, which we
call the post node in the backbone wire within this selected
grid cell. For example, in Fig. 5a, a post node represented
by a small circle is inserted into the backbone wire
represented by a dotted curve. Before choosing the grid
cell for the post node, we need to choose the candidate grid
cells that will be considered. The routing flexibility from
edge elongation is utilized here. For a backbone wire eij
with edge length lij, we calculate the maximum allowed
elongation Dlij under timing constraints as in “Edge
elongation” section. If we insert a post node vk into eij, the
location of vk must satisfy lik þ lkj # lij þ Dlij: In Fig. 5a,
the candidate grid cells are shaded.
Similarly, a formerly solid edge can also be elongated to
reduce congestion. Thus, we see that a solid edge is not
exactly solid any more, and can have some routing
flexibility as well. Note that the maximum allowed
elongation for each backbone wire is calculated
dynamically, since the allowed elongations for backbone
wires in a same routing tree depend on each other.
FIGURE 4 When an SSN slides along its locus, the bounding boxes of its incident edges change as well as the primitive demands.
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After the post node is inserted, the former backbone
wire is split into two sub-edges. We specify that each sub-
edge can be only a Z-edge so that we can bind the number
of bends for each backbone wire. In our implementations,
we set this bound to five. Different choices on the location
of the post node and the routes of its two Z-edges usually
provide us with plenty of routing flexibilities under
restrictions on timing and number of bends on wires.
Moreover, we can obtain a better estimation of the
congestion by using the probabilistic demand defined in
“Probabilistic demands” section. We choose the post node
so as to minimize the congestion cost for the two sub-
edges. Before setting the post node for a backbone wire ei,
we need to remove the primitive demand generated from
the soft edge of ei. Then, the congestion cost of a sub-edge
ej is defined as:
costðejÞ ¼
;b intersecting bounding box of ej
X
DðbÞ2
£ dprobðb; ejÞ: ð5Þ
Recall that DðbÞ ¼ dðbÞ=sðbÞ is the demand density at
boundary b and dprobðb; ejÞ is the probability that the
Z-edge ej runs across boundary b. In the example in Fig. 5b,
the cost of edge e1 is the summation of the estimated costs
from thickened grid edges. Setting a post node will not
exclude the case that a backbone wire is in a direct
L-shaped connection, since it is possible that the post node
is the bend node and two Z-edges are straight solid edges.
After setting the post node, we generate the probabilistic
demands from the two new Z-edges. The process of setting
the post node is performed for each backbone wire in every
routing tree, which is the first sweep. During this sweep,
the backbone wires that have been processed are Z-edges
while those have not been processed are still soft edges.
Thus, in the congestion cost computation, both primitive
and probabilistic demand may co-exist at a same time.
Therefore, we multiply the primitive demand by a penalty
coefficient of less than one to make its contribution weaker
than that of the probabilistic demand.
After post nodes have been selected for all of the
backbone wires, all of the demands become probabilistic
demands. Based on this improved congestion estimation,
we start the second sweep for all backbone wires to
specify their routes in the same order as in previous sweep.
For each backbone wire, we recomputed its post node
before fixing the routes of its two Z-edges. A backbone
wire appears early in the order list may have a poor post
node location in the previous sweep, since this location is
chosen according to mostly primitive demands. In this
second sweep, this backbone wire has a chance to adjust
its post node location from more accurate congestion
information. The procedure of recomputing the post node
is the same as in previous sweep. We choose the route for a
Z-edge ej to minimize congestion in term of a cost defined
as:
costðejÞ ¼
;b intersecting route of ej
X
DðbÞ2: ð6Þ
The minimum cost route can be found through simple
enumeration in a manner similar to calculating the
probabilistic demand in “Probabilistic demands” section.
After fixing the routes for each backbone wire, its
probabilistic demand is replaced by determined demand.
The complete algorithm is called ZigPuzzle and
summarized in Fig. 6. A simple example is given in
Fig. 7 to illustrate the algorithm flow. For each net, an
MVERT tree is constructed in Phase I, as shown in Fig. 7a.
In Fig. 7b, each SSN is slid to a position to minimized the
peak primitive demand at the beginning of Phase II. Then,
a post node for each backbone wire is searched like in
Fig. 7c to minimized the estimated congestion (line 5–7 in
Phase II of Fig. 6). After the post nodes are found for every
backbone wire, a more accurate estimation on the
congestions is generated. Finally, the post node for each
backbone wire is recomputed (line 11 in Phase II of Fig. 6)
based on the updated congestion information as shown in
Fig. 7d and the route for each Z-edge is found to complete
the global routing (Fig. 7e).
For a net with n sinks, the computational complexity of
the MVERT algorithm in Phase I is about O(n 4) [23]. If
there are N nets in a circuit and the maximum number of
sinks for each net is nmax, the complexity of the Phase I in
our method is OðN·n4maxÞ: In Phase II, the computationally
FIGURE 5 Examples for setting post node for a backbone wire.
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dominating step is to find the post for each backbone wire.
In the worst case, where the two ends of the backbone wire
are located at two corner grid cells diagonally opposite to
each other on the grid graph, the search for the best post
node is performed at almost every grid cell and the
congestion estimation on every grid edge is updated to
calculate the cost. Since the search on a post node is
performed on every backbone wire, the complexity in
Phase II is OðN·nmax·m2Þ if there are m grid cells in the
grid graph. Normally, the aforementioned worst case
occurs only on a very small portion of the backbone
wires, hence, this complexity is a very loose bound.
The complexity of the whole algorithm is
OðmaxðN·n4max; N·nmax·m 2ÞÞ:
EXPERIMENTAL RESULTS
We have implemented ZigPuzzle global routing in Cþþ
and conducted experiments on a SUN Ultra-10 work-
station. The circuits that we tested includes ami33, ami49
and xerox whose netlists are from the CBL/NCSU
benchmark suite and the placements were provided to us
[27] through running a simulated annealing based tool
[28]. In order to test our method on larger instances, three
other sets of nets are randomly generated. The statistics of
these testcases are shown in Table I. For some circuits,
more than one set of netlists is obtained through different
placement. For example, there are two sets of netlists for
circuit of ami49 and xerox. Each result is measured in
terms of two congestion metrics: total overflow Fov and
maximum demand density Dmax:
For comparisons, we also implemented three variations
of RR global routing algorithm. In the base version of RR,
we initially route each net separately in MVERT same as in
phase I of ZigPuzzle but using solid edges. Then, we rip up
every backbone wire in the region with wire overflow, and
reroute them through maze routing to minimize congestion
cost which is same as in Eq. (6) except that the demand
is determined. Three variations are: RR þ B (RR with
bends control), RR þ T (timing-constrained RR) and
RR þ B þ T (timing-constrained RR with bends control).
FIGURE 7 An example of the algorithm flow.
FIGURE 6 Algorithm.
TABLE I Description of test circuits
Circuit No. of modules No. of nets No. of pins
ami33 33 85 442
xerox 10 203 696
ami49 49 390 913
es1 – 1109 2464
es2 – 2100 4576
es3 – 3107 6817
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In order to control the number of bends in RR, we replace
the cost in maze routing with a weighted sum of congestion
and number of bends. We run the RR þ B with several
different values of weight and choose the result that
provides the best congestion, while assuring that the
number of bends for each backbone wire is no greater than
five, which is same as in ZigPuzzle. In RR þ T, the timing
constraints are imposed on the wirelength for each
backbone wire. Both of these methods are combined in
obtaining the results for the RR þ B þ T case.
The experimental results are shown in Table II. Column
4–6 are results from RR þ B, whose number of bends is
bounded to be no more than five for each backbone wire.
Its congestion results are generally good with limited wire
overflows in large circuits. However, it does not have the
capability to satisfy timing constraints and there are
always a number of nets have timing violations as
indicated in column 6. The results from RR þ T is given in
column 7–9, where the congestion is good subject to
timing constraints, but the maximal number of bends per
backbone wire can be very large (in a range of 12–20).
When we impose both timing and bends constraints
directly on RR, the results in column 10 and 11 shows that
the congestion can be very poor especially in large
circuits. On the other hand, our ZigPuzzle can optimize
congestion subject to timing and bend constraints, and
works well in both small and large circuits. In the last row
of the table, the results from RR are compared with that of
ZigPuzzle.
The rightmost column lists the CPU time in seconds.
Since a circuit may include many multi-pin nets, it would
be more interesting to evaluate the CPU time for each 2-
pin net as a normalized comparison. Column 3 lists the
number of backbone wires in each circuit. It is easy to
regard these backbone edges as decomposition into 2-pin
nets. Therefore, we can get the average CPU time for a 2-
pin net is 0.2 s.
In our approach, we use primitive demand to estimate
the congestions from soft edges. Instead of this, we can
use a probabilistic estimation similar to that in
“Probabilistic demands” section for soft edges by using
the technique described in Ref. [26], and it may initially
seem that this would provide a more accurate estimate of
congestion. We have also performed experiments using
this approach. However, we find that this approach takes a
longer CPU time and often produces worse results. This
increased CPU is not unexpected, since the computation
related to probabilistic estimation will be more compu-
tationally intensive than primitive demand calculations,
especially when the allowed number of bends is large. In
addition, a backbone wire could be elongated at a later
stage, and therefore, the increased accuracy obtained from
probabilistic estimation at current stage may become
meaningless later. The spirit of primitive demand is to
catch a rough estimation in a quick operation and our
experiments have demonstrated that it is better than a
more sophisticated measure at the early stage of global
routing.
CONCLUSION
We propose a new heuristic to improve the quality of
global routing. In addition to exploiting timing
constrained routing flexibilities, we apply a simple
gradual refinement method based on probabilistic
congestion estimation, which leads to simultaneous
optimization on congestion, timing and number of bends.
In future, the computational speed needs to be improved
further to accommodate the more and more complicated
designs.
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